IN THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (currently amended) A system comprising:

an external non-dedicated synchronous memory including a plurality of memory banks;

a first agent providing a first agent clock signal adapted to control access to a first portion of said non-dedicated synchronous memory including a first number of said plurality of memory banks; and

a second agent, receiving said first agent clock signal from said first agent on a dedicated clock line, and providing a second agent clock signal to access a second portion of said non-dedicated synchronous memory including a second number of said plurality of memory banks;

wherein said second agent clock signal is synchronized to and inphase with said first agent clock signal; and

said first number and said second number being variable.

- (original) The system according to claim 1, further comprising:
 a register to set at least one of said first number and said second number.
- (original) The system according to claim 1, wherein:
 said register is adapted to be set by either one of said first agent
 and said second agent.
 - 4. (original) The system according to claim 1, wherein:
- a value set in said register is adapted to correspond to said first number of said plurality of memory banks.

- 5. (original) The system according to claim 1, wherein: said second number is a remainder of said plurality of said memory banks after said first number of said plurality of memory banks.
 - 6. (original) The system according to claim 1, wherein: said first agent is a first digital signal processor; and said second agent is a second digital signal processor.
 - 7. (currently amended) A system comprising: a plurality of agents;

an external non-dedicated shared synchronous memory accessible by each of said plurality of agents, said external non-dedicated shared memory including a plurality of memory banks; and

a register adapted to partition said external non-dedicated shared synchronous memory into a plurality of partitions, each of said plurality of partitions being accessible by a unique group of said plurality of agents;

wherein said plurality of partitions each comprise a number of said plurality of memory banks; and

wherein said plurality of agents, each receive a common base clock signal on a dedicated clock line from another agent and access said external non-dedicated shared synchronous memory with a memory access clock signal synchronized and in phase with said common base clock signal.

- 8. (original) The system according to claim 7, wherein: said register is setable by at least one of said plurality of agents.
- 9. (canceled)
- 10. (canceled)
- 11. (canceled)

BAYS – Appl. No. 09/120,126

12. (previously presented) The system according to claim 8, wherein:

said non-dedicated shared synchronous memory is synchronous dynamic random access memory.

13. (currently amended) A system for providing access to shared external non-dedicated synchronous memory, said system comprising:

a first agent to provide a first agent memory access clock signal to allow said first agent to access said shared external non-dedicated synchronous memory; and

a second agent, receiving said first agent memory access clock signal on a dedicated clock line from said first agent, and providing a second agent memory access clock signal to access said shared external non-dedicated synchronous memory in synchronism with said access by said first agent to said shared external non-dedicated synchronous memory;

wherein each of said first agent and said second agent may access different portions of said shared external non-dedicated memory simultaneously.

14. (previously presented) The system for providing access to shared external non-dedicated synchronous memory according to claim 13, wherein:

said shared external non-dedicated synchronous memory services in turn said first agent and said second agent without a wait state therebetween.

15. (previously presented) The system for providing access to shared external non-dedicated synchronous memory according to claim 13, wherein:

said shared external non-dedicated synchronous memory is partitioned such that said first agent has access to a first partition of said shared external non-dedicated synchronous memory and said second agent has access to a second partition of said shared external non-dedicated synchronous memory.

16. (previously presented) The system for providing access to shared external non-dedicated synchronous memory according to claim 13, wherein:

said first agent is a first digital signal processor; and said second agent is a second digital signal processor.

17. (currently amended) A method of synchronizing access from a plurality of agents to external non-dedicated shared synchronous memory, comprising:

providing a memory access clock signal <u>from a first agent to a</u> second agent on a dedicated clock line;

providing a representation of said memory access clock signal in synchronism and in phase with said memory access clock signal;

firstly accessing a portion of said external non-dedicated shared synchronous memory from [[a]] <u>said</u> first agent based on said memory access clock signal; and

secondly accessing a portion of said external non-dedicated shared synchronous memory from [[a]] <u>said</u> second agent based on said representation of said memory access clock signal;

wherein said secondly accessing follows said firstly accessing without a wait state therebetween.

18. (previously presented) The method of synchronizing access from a plurality of agents to shared synchronous memory according to claim 17, wherein:

said second agent generates said representation of said memory access clock signal.

19. (previously presented) The method of synchronizing access from a plurality of agents to shared synchronous memory according to claim 17, wherein:

said first agent provides said memory access clock signal.

20. (currently amended) A method of partitioning an external nondedicated shared synchronous memory, comprising:

setting a configuration register to partition said external nondedicated shared synchronous memory into a first plurality of synchronous memory banks and a second plurality of synchronous memory banks;

accessing said first plurality of synchronous memory banks from a first agent;

accessing said second plurality of synchronous memory banks from a second agent; and

re-partitioning said external non-dedicated shared synchronous memory on-the-fly;

wherein said second agent receives a clock signal on a dedicated clock line from said first agent and generates a second agent clock signal for said second agent's access to said non-dedicated shared synchronous memory.

21. (previously presented) The method of partitioning an external non-dedicated shared synchronous memory according to claim 20, wherein: said re-partitioning is performed from said first agent.

22. (currently amended) Apparatus for synchronizing access from a plurality of agents to shared synchronous memory, said apparatus comprising:

means for providing a memory access clock signal from a first agent to a second agent on a dedicated clock line;

means for firstly accessing said shared synchronous memory from [[a]] said first agent based on said memory access clock signal;

means for secondly accessing said shared synchronous memory from [[a]] said second agent based on a second agent memory access clock signal synchronized and in-phase with said memory access clock signal;

wherein said means for second accessing accesses said shared synchronous memory without a wait state after said means for firstly accessing said shared synchronous memory accesses said shared synchronous memory.

23. (previously presented) Apparatus for partitioning a shared synchronous memory, said apparatus comprising:

means for setting a configuration register to partition said shared synchronous memory into a first plurality of synchronous memory banks and a second plurality of synchronous memory banks;

means for accessing said first plurality of synchronous memory banks from a first agent;

means for accessing said second plurality of synchronous memory banks from a second agent that receives a clock signal on a dedicated clock line from said first agent and generates a second agent clock signal in synchronism and in-phase with said received clock signal, for said second agent's access to said shared synchronous memory;

means for re-partitioning said shared synchronous memory on-the-fly.